MEMS High Q Microwave Inductors Using Solder Surface Tension Self-Assembly

Gerald W. Dahlmann\(^*\), Eric M. Yeatman\(^*\), Paul R. Young\(^**\), Ian D. Robertson\(^**\), Stepan Lucyszyn\(^**\)

\(^*\)Department of Electrical and Electronic Engineering, Imperial College, London SW7 2BT, U.K.; 
\(^**\)University of Surrey, School of Electronic Engineering, IT & Maths, Guildford GU2 5XH, U.K.

Abstract — We present microwave inductors of 1.5 to 2.5 nH fabricated out-of-plane by a self-assembly process. The consequent de-coupling from the substrate allows improved Q (from 4 to 20) and frequency of maximum Q (from 0.5 GHz to 3 GHz) on low resistivity silicon substrates.

I. INTRODUCTION

Availability of good quality microwave inductors is a major restraint in achieving higher levels of integration in monolithic microwave ICs. Conventional planar on-chip inductors suffer from parasitic capacitance and losses due to capacitive and inductive coupling into the substrate, which results in low self-resonant frequency and low Q factor.

A new solution to these limitations has arisen with recent progress in MEMS (microelectromechanical systems) fabrication technologies, which allows the realisation of increasingly complex structures. In the case of microwave inductors, much research effort has been applied to separating the current carrying coil from the lossy substrate, an obvious approach to reducing the parasitics.

Recent publications include fabrication of inductors on thick dielectrics [1], airbridged inductors [2] and various techniques based on removal of the substrate underneath the coil [3]-[5]. A serious problem with these approaches is the limited separation that can be achieved (only tens of µm or less). Moreover, for techniques involving substrate etching there are concerns about process compatibility, and the reduced mechanical stability of the substrate.

Another approach which is similar to the one presented herein uses scratch drive actuators [6] to buckle up the inductor mounted on a Si support structure. This has the disadvantage of chip area being lost for the assembly mechanism. Finally a recent publication introducing a process for the fabrication of solenoid coils [7] has the drawback of involving non-parallel processing, i.e. direct writing lithography.

Our approach, in contrast, is based on a fully parallel batch process and, at the same time, allows a very substantial separation between coil and substrate (several hundreds of µm). Moreover, further reduction of capacitance and inductive substrate coupling is achieved by rotating the coil into a plane perpendicular to the substrate.

II. FABRICATION

The self-assembly technique presented here follows previous developments by this group [8]-[10]. Using a planar process, copper structures are fabricated with solder pads being placed between an anchored and a released portion of the devices. When the wafer is heated, the solder pads are melted, acting as hinge drives through the surface tension force that occurs, and rotating the structures out of the substrate plane. The wafer is then cooled down, the solder pads resolidify and the structure remains assembled. Inductors that have been fabricated and a close-up on the hinge region before and after self-assembly are shown in figures 1 and 2.

Fig. 1. 3-turn spiral inductors after self-assembly

The planar fabrication of the devices is carried out in a five layer surface micromachining process (three layers for meander inductors), involving only UV lithography, and copper and lead/tin solder electroplating as deposition
techniques. Conventional positive photoresist is used as a sacrificial layer, thus any harsh etching technique or substrate removal is avoided. Moreover, the peak process temperature is low, a maximum of 183°C being required to reflow the solder pads. As a result, the process is compatible with any common substrate type, and also with CMOS or typical MMIC pre-processed structures.

Two different types of inductors have been fabricated: spiral (figure 1) and meander inductors (figure 3). Quite obviously, the meander coil geometry has the drawback of yielding less inductance for the same chip area and having lower Q due to increased track length, but on the other hand the fabrication process is less complex, since no airbridge is required and hence two process layers can be avoided.

In the first instance, meander inductors have been realised and these have been characterised up to 5GHz. The results are presented in the following paragraph. The fabrication of spiral inductors has only been achieved very recently and reliable measurements are not available yet.

![Image of solder hinges before and after self-assembly](image1)

Fig. 2. Solder hinges before (top) and after (bottom) self-assembly.

![Image of 4½-turn meander inductors after self-assembly](image2)

Fig. 3. 4½-turn meander inductors after self-assembly

III. RESULTS

Measurements were obtained using the single-sweep HP 8510XF network analyser, having 1 mm coaxial cables, and Cascade Microtech probes. Calibration was performed using Cascade Microtech’s alumina LRRM impedance standard substrate (ISS) and WinCal software. A dielectric chuck was placed under the ISS to ensure that the correct modes were excited.

The conductivity of the Si substrate was extracted from the measurements by comparison with Sonnet EM models of the planar inductor structures. This value was then used to model the feed lines and deembed them from the measured results. The following definition for the quality factor was used:

$$Q = \frac{\text{Im}[Z]}{\text{Re}[Z]}$$  \hspace{1cm} (1)

Table 1 gives measured device characteristics for different coil geometries. All devices have the same overall dimensions of approximately 1.2 mm x 0.5 mm, and coil dimensions of 0.35 mm x 0.35 mm. In order to realise different inductance values, only the track width and the spacing between the track is varied, while outer dimensions are kept constant.
<table>
<thead>
<tr>
<th>type</th>
<th>L [nH]</th>
<th>peak Q</th>
<th>$f_{\text{peak}}$ [GHz]</th>
</tr>
</thead>
<tbody>
<tr>
<td>3-turn meander</td>
<td>1.5</td>
<td>17</td>
<td>3.5</td>
</tr>
<tr>
<td>4½-turn meander</td>
<td>2.0</td>
<td>20</td>
<td>3</td>
</tr>
<tr>
<td>6-turn meander</td>
<td>2.5</td>
<td>13</td>
<td>3</td>
</tr>
<tr>
<td>2-turn spiral</td>
<td>2.0</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>3-turn spiral</td>
<td>3.5</td>
<td>n/a</td>
<td>n/a</td>
</tr>
<tr>
<td>4-turn spiral</td>
<td>5.5</td>
<td>n/a</td>
<td>n/a</td>
</tr>
</tbody>
</table>

Tab 1. Measured device characteristics for different coil geometries, after self-assembly (upright)

Figure 4 and 5 illustrate the effect of the separation of the coil from the substrate through our self-assembly technique. The figures show quality factor and real part of the impedance, respectively, for different folding angles between the coil and the substrate.

As expected there is a very significant increase in peak Q and in $f_{\text{max}}$ (frequency at which peak Q is reached) which is due to the reduction in coil to substrate capacitance and the reduction in substrate coupling. A device that is not folded (but released from the substrate, separated by a 3 µm air gap) only reaches a Q of 4 at around 0.5 GHz. In contrast, a device standing upright on the substrate achieves a Q of 21 at 3 GHz. The effective separation from the substrate is 300 µm at the centre of the coil. Fig. 5 highlights the increase of the losses for different folding angles. With all devices having the same DC resistance, a very drastic reduction in substrate losses for the folded devices can be observed.

IV. CONCLUSION

Rotation of copper meander inductors into a vertical plane has been shown to provide substantial increases in quality factor, and in frequency of maximum Q. Values of Q up to 20 have been achieved, at 3 GHz, for 2 nH inductors on low resistivity silicon. The fabrication process is fully parallel, involves no high temperatures, substrate removal or electrochemical etching, and is expected to be compatible with post-processing on CMOS or MMIC wafers.

ACKNOWLEDGEMENTS

We are grateful for financial support from the Engineering and Physical Sciences Research Council.

REFERENCES


