INTERDIGITATED PLANAR SCHOTTKY VARACTOR DIODES FOR TUNABLE MMIC APPLICATIONS

Stephan Lewis*, Gerd Geuen** and Ian D. Robertson*

* Communications Research Group
Department of Electronic and Electrical Engineering
King's College, University of London, Strand, London, WC2R 2LS England
Tel.: +44 71 873 2390; FAX: +44 71 836 4781; e-mail: udeve607@uk.ac.kcl.ac.uk

** GEC-Marconi Materials Technology Limited
Caswell, Towcester, Northants, NN17 5EQ, England
Tel.: +44 327 60581; FAX: +44 327 24775; Telex: 31572 MARTEC G

ABSTRACT

Techniques are presented for scale modelling interdigitated Planar Schottky Varactor Diodes (PSVDs) using an equivalent circuit model. A selection of low cost GaAs devices, with varistors in the finger width and number of node fingers, have been fabricated, measured and accurately characterized - well into the millimetric frequency range. From the results, a number of useful design rules are presented for the optimal choice of interdigitated PSVD topology. With the use of these rules, a 24x300μm experimental PSVD was accurately characterized.

Keywords: Varactor Diodes, Tunable MMICs

1. INTRODUCTION

Microwave circuits which facilitate some form of continuous tuning can be divided into two categories. The first category consists of applications where the tuning range is only dictated by the tuning ratio of a variable inductor or capacitor. Here, the tuning ratio is simply the square root of the Total Capacitance Ratio (TCR = C_min/C_max) or Total Inductance Ratio (TIR = L_max/L_min). The required value of TIR can be determined with the appropriate circuit topology for the active inductor. The required value of TCR can be determined with the appropriate topography and fabrication process of the varactor diode. An application which falls into this category is the cascaded-match reflection-type phase shifter (Ref. 1). C_L = C_0 → \eta \frac{C}{C_0} → \frac{V}{V_0}.

The second category consists of applications where the tuning range is dictated by the difference in the value of the variable inductor (DL) or capacitor (\Delta C). For example:

\[ \Delta C = C_{max} - C_{min} = C_{max}(1 - 1/TCR) \]

Here, the required difference in capacitance can be achieved by selecting a realizable value of C_min and/or by using the appropriate device technology. Applications which fall into this category are numerous, including waveguide, reflection-type phase shifters (Ref. 4), loaded-line phase shifters (Ref. 7) amplifiers and oscillators (Ref. 8-9).

Tunable Active Inductors (TAIs) can provide large values of both L_max and TIR. They use minimal chip space and can be fabricated using standard commercial foundry processes, i.e. no additional selective ion implantation/MBE or VPE grown layers are required. In addition, TAI's with very high Q-factors, in the range of tens of thousands, have recently been developed at King's. Applications of TAI's, with a TIR=20, have already been reported (Ref. 9). At present, however, active inductors have a number of major limitations. Their bandwidths are currently limited to a few GHz, the problems associated with their numerous bias requirements may be unacceptable and their power consumption is relatively large.

The latter is a major disadvantage for space applications where power is at a premium.
Phosphor Sputtered Varactor Diodes (PSVDs) are extensively used in microwave and millimeter wave monolithic circuits for tuning and tuning applications. For tuning applications in the millimeter frequency range, which requires small values of $C_{var}$ and negligible parasitics, non-interdigitated diode topographies are used. With an appropriately non-uniform doping concentration profile, a medium value of TCR and a good Q-factor performance can be achieved. For the anode finger length, increased for a fixed anode-to-cathode separation distance, at approximately corresponding increase in $C_{var}$ and TCR was found (Ref. 8). Also, with a recessed anode, the Q-factor performance will improve, however, this is at the expense of a significant reduction in the TCR (Ref. 8). An interdigitated PSVD with $C(0)=0.6\,\text{pF}$ and a TCR of $0.0(1/10)=56$ has been reported (Ref. 8).

During fabrication, the PSVDs discussed so far generally require processing stages which are not generally offered as standard by the foundry, for realizing the structure and/or providing the necessary doping concentration profile. As a result, these hybrid devices are relatively expensive to produce. If only standard commercial foundry processing is to be used, a varactor diode can be simply realized by connecting together the drain and source terminations of a standard n-channel MESFET - resulting in a single p-n junction with an abrupt characteristic. The bias potential is then applied across the drain/source (cathode) and gate (anode) terminations. MMICs using such devices for tuning applications have been reported (Ref. 1, 5, 7, 9). An illustration of the cross-section of the anode region for a typical 0.5-µm MESFET is shown in Figure 1.

An accurate large signal equivalent circuit model for an interdigitated GaAs PSVD, based on the GE-McCroni standard library cell 220-11x20, has recently been reported (Ref. 10). The model demonstrates that an interdigitated GaAs PSVD can be very accurately characterized, with both forward as well as very large reverse bias potentials applied - well into the millimeter frequency range. Unfortunately, a great deal of tuning was required to determine the model's element values. As a result, the task of characterizing a large array of similar devices would be too labor-intensive. An effective solution is to use direct measuring for some of the element values and tuning for others.

A small array of PSVDs, with variations in the finger width and the number of the anode fingers, have been fabricated, measured and accurately characterized. The conditions which enable direct scaling and some useful design guidelines which follow from the results are presented.

2. MODELLING

A photomicrograph of an array of interdigitated PSVDs based on standard library cell MESFETs can be seen in Figure 2. The equivalent circuit model for the 4x150µm PSVD, shown in Figure 3, was used to accurately characterize the 1x150µm, 2x150µm, 1x150µm, 6x75µm, 8x75µm, 2x150µm and 1x75µm PSVDs, by the appropriate scaling of some of the model's element values. Intuitively, the series resistance and all the capacitors should scale directly with the size of the PSVD. It will be found that the series inductance should increase with an increase in the finger width and/or a reduction in the number of anode fingers. However, direct scaling should not apply to this inductance, as it is distributed in nature.

It should be noted that direct scaling is only a good approximation. When the finger width falls below about 75µm, the level of confidence in the approximation decreases. Also, when the maximum differential path length (i.e., the difference between the maximum path length through the PSVD and the finger width) exceeds about 40µm (which corresponds to a PSVD with 8 anode fingers in this case), the level of confidence in the approximation diminishes. This is because the inductance in the gate-drain/source feed lines increases and becomes distributed in nature.
In addition to the arrays shown in Figure 2, a very large experimental 24x2.5μm PSVD was fabricated. For the layout of this device, four identical F0-FET-6x150 library cells were first combined and then the finger widths were stretched to double in size. A photomicrograph of the device is shown in Figure 4. In order to overcome the distributed impedance in the gate and drain/source feed lines, the model for the device was modified into 4 sections. Each section consists of a scaled model of a 6x2.5μm PSVD which tapers into the feed lines at appropriate points. This modeling strategy is illustrated in Figure 5.

It should be noted that when the four F0-FET-6x150 library cells are combined during the layout design stage, two source fingers are directly overlapped at three places. As a result, there should be an appropriate reduction in the cathode capacitance to ground, $C_s$, in the four 6x2.5μm PSVD models.

3. RESULTS

The devices in Figures 2 and 4 were fabricated at the GEC-Marconi (Cambridge) foundry, using their standard F0 process. This process provides 0.8μm gate length MESFETs, having a thin uniformly doped active layer, and very low inductance through stud/wire bonds. A CASCADE Summit 9000 probe station and a HP8510B automated network analyzer were used to perform measurements between 0.05 to 48.05GHz. Zero bias was applied to the device.

As a good approximation, the delay and all the capacitance values in the equivalent circuit model, for all the various PSVD structures, were directly scaled to the zero bias values used in the 6x15μm model. The scaling factors for the capacitances are shown for various total gate widths, $W_T$, in Figure 6(a).

For a PSVD to be accurately characterized, the resulting simulation responses for the magnitude and phase of the anode voltage reflection coefficient, $S_{11}$, and the anode-to-cathode voltage transmission coefficient, $S_{21}$ must coincide with those of the measured responses, at all frequencies.

It was found that automatic optimization routines could not determine values of $R_a$ and $L_f$ that would satisfy the necessary conditions. This is due to the placement errors encountered when probing each device. As a result, fine adjustments had to be made to the length of the anode and cathode probe pads, $L_a$, and their corresponding fringe capacitance to ground, $C_f$. The most effective solution was to tune the values of $L_a$, $C_f$, $R_a$ and $L_f$ until the simulated and measured responses coincided across the 0.05-40GHz frequency range.

The resulting values of $R_a$ and $L_f$ are shown in Figures 6(b) and 6(c), respectively. From Figure 6(b), it can be seen that a reasonable fit exists between the modelled and directly scaled values of $R_a$. The overall results presented in Figures 6(b) and 6(c) confirm the trends that were expected intuitively.

The simulation and measured frequency responses for the 2x75μm, 4x75μm, 6x150μm and 24x2.5μm PSVDs are shown in Figure 7. From the power and phase responses in Figure 7, it can be seen that these PSVDs are accurately characterized. The same level of accuracy was also achieved with the other PSVD sizes.

4. DISCUSSION

The small errors found in the values of $R_a$ and $L_f$ can be attributed to the following factors:

- presence of variations from device to device
- level of confidence in the measurement system's calibration
- linearity in the characterization of the probe tip placement errors
- inaccuracies in the initial 6x15μm PSVD model's mapped element values
- level of confidence in the direct scaling approximation

With most of the above, simple techniques can be adopted to reduce the error function.
A number of useful design rules for the optimal choice of interdigitated PSVD topography follow from the results presented in Figure 5 and 7.

- The zero bias junction capacitance \( C(0) \), linearly increases from 0.096pF to 1.155pF with a corresponding increase in total gate width from 75μm to 90μm, irrespective of the finger width or number of anode fingers.

- For a fixed value of junction capacitance (and, therefore, total gate width), by increasing the number of anode fingers and making the necessary reduction in the finger width results in:
  - a large reduction in the zero bias series resistance
  - a large reduction in the series inductance
  - a medium reduction in the parasitic cathode capacitance

- Reducing the finger width below about 75μm will no longer make direct scaling a good approximation.

- Increasing the number of anode fingers beyond about 6 will no longer make direct scaling a good approximation unless the model is partitioned into sections.

5. CONCLUSIONS

An array of interdigitated GaAs PSVDs, with different finger widths and number of anode fingers were fabricated, measured and accurately characterized. An equivalent circuit model for a 6x150μm PSVD has demonstrated that its lumped element values for delay, series resistance and all its capacitances can be directly scaled to accurately characterize PSVDs of different sizes. The results showed that the series inductance could not use the same direct scaling. In addition, a number of useful design rules are presented for the optimal choice of intedigitated PSVD topography.

By interpolation of the results presented, working values of the model's lumped elements can be extracted for a wide range of different interdigitated PSVD sizes for the GECC-Macrom standard F26 foundry process only. Using this technique, an experimental 26x200μm PSVD was accurately characterized. With maximum dimensions of approx. 7.75mm x 1.53mm, the effective zero bias junction capacitance is 9.24μF.

Although these interdigitated PSVDs have a modest TCR and Q-factor performance, they require relatively insensitive fabrication processing. As a result, these devices are expected to achieve greater popularity in microwave, millimetre-wave, wideband and ultra-wideband applications.

6. ACKNOWLEDGEMENTS

This work was supported by the Science and Engineering Research Council (SERC) UK, the Rutherford Appleton Laboratory (RAL) UK and by GECC-Macrom Materials Technology Limited, England.

7. REFERENCES


Figure 1: Gate region cross-section of a typical 0.5μm MESFET

Figure 2: Array of interdigitated PSVDs
Figure 3: Millimeter-wave large signal model for GaAs FSVDs

Figure 4: Photomicrograph of the 24x300μm interdigitated PSVD

Figure 5: Modes for the 24x300μm PSVD
Figure 6: Scaled and modulated element values

(a) Total Gate Width, μm [um]

(b) Number of anode fingers

(c) Series Inductance, Ls [H]

(d) Series Resistance, Rs [Ωs]
Figure 7: Measured and simulated frequency responses